Setup and Hold time output when violated –

Consider a positive edge triggered D flip flop with input signal X having setup time as 20ns and hold time as 0ns. What will be the output ?

C is clock signal with period of 40ns.
During the 6th …

For Get Answer – Click here

Leave a Reply

Your email address will not be published. Required fields are marked *